Total Marks: 70

GANPAT UNIVERSITY

B. Tech. Semester: IV (Biomedical & Instrumentation) Engineering

Regular Examination May - June 2014

2BM403 Digital Logic Circuits

Time: 3 Hou	rs	Total Mark	s: 7
Instruction:		rite each section in separate answer book. swer should be brief and to the point.	
		gure to the right indicates marks. sume suitable data, if necessary.	
		Section – I	12
Que. – 1	a)	Define basic logic gates and universal logic gates? Explain the universal gates with logic symbol and truth table.	
	b)	Implement an 8:1 Multiplexer using 4:1 Multiplexer.	
		OR	
Que 1	a)	Convert the decimal number 357 in following code: i) Binary Code ii) Octal Code iii) BCD Code iv) Gray Code v) Excess -3 Code vi) Hexadecimal Code	12
	b)	Draw the logic diagram of 2:4 Demultiplexer using NOR gate only.	
Que2		and the second of the second o	11
	a)	Draw the Half & Full adder Circuit. Make a truth table for it. Also, draw the timing diagram for half adder circuit.	
	b)	Differentiate analog and digital system.	
	c)	Use a Karnaugh map to simply the following SOP expression: B'C'D' + A'BC'D' + A'B'CD + AB'CD + A'B'CD' + ABCD'	
		OR	
Que 3			11
	a)	Differentiate BCD and Binary number system	
	b)	Using Boolean algebra techniques, simplify following expression: i) (A' + B) (A + B + D) D'	
	-	ii) A C' + B C' D + A B' C + A C D	
	c) ·	Prove: i) X' $(X + Y) + Z' + ZY = Y + Z'$	
		ii) $(B + A) (B + D) (A + C) (C + D) = B C + A D$	10
		Answer in short:	12
	a)	How many bits are required to represent three digit decimal numbers in BCD?	
	ii)	How many bits are needed to represent decimal values ranging from 0 to 14,556?	

Enlist different non-weighted binary codes. V) Which gate is known as inverter? vi) Find 2's complement of 10110010. vii) Determine the values of A, B, C and D that make the product term A B' C' D viii) equal to 1. Differentiate Combinational and Sequential circuit.. b) Implement with logic gates: A' B + B (A + C') + A B' c) Section - II 12 Oue. -4 Assume initially Q = 0, Determine Q and Q' waveform for NOR gate latch. a) Inputs are shown in below figure. Draw the logic symbol, logic diagram of J-K flip-flop and explain in detail. b) OR 12 Que. - 4 Draw and explain 2 bit asynchronous binary counter with timing diagram. a) What is the normal resting state of NAND gate as a latch? Explain in detail b) along with logic diagram and timing diagram. 11 Que. -5 What is the meaning of "SN 74 ALS 08 A" data written on IC? Draw RTL a) circuit for NOR gate operation and explain its working. Explain R-2R ladder type DAC. b) OR 11 Que. - 5 Draw and explain the circuit diagram of 1 bit memory cell. Also enlist the assumptions of it. What is the function of shift register? Draw and explain 4 bit serial in - serial b) out shift register. 12 Que. - 6 What is the need of Preset and Clear in S-R flip-flop? Draw the symbol, logic diagram and explain. What is the meaning of "D" in D type flip-flop? What is its application? Draw the logic symbol, logic diagram and explain in detail. END OF PAPER

Page 2 of 2

When is the output of AND gate is high? What is the IC number of 2 input

AND gate?

Convert (101101)₂ to gray code.

iv)