[Total Marks: 70

GANPAT UNIVERSITY

B. Tech Semester – V Computer Engineering Regular Examination November/ December - 2011 CE- 505: COMPUTER ARCHITECTURE

Time: 3 Hours]

	Instr	uctions: Page 185 and the the peace to your absence.	
		1. Attempt all questions.	
		2. Figures to the right indicate full marks	
		3. Each section should be written in a separate answer book	
		SECTION-I	
1.	(A)	Explain Computer generation in details.	[6]
	(B)	What is micro program? Explain symbolic micro program with a suitable example.	[6]
		Explain the renner and purpo OR and the STO or and misling in Country and March 1988.	
1.	(A)	Draw the block diagram of control unit of basic computer and explain it.	[6]
	(B)	Explain micro instruction format with its fields.	[6]
2.	(A)	Explain the addressing modes with figures.	[6]
	(B)	Explain the following terms.	[5]
	(c)	1. Computer Architecture.	
		2. Micro Instruction.	
		3. Control word	
		4. Routine.	
		5. Mapping.	
		OR OR	
	(0)	Explain types of settleaf-point standards.	
2.	(A)	Explain Memory stack organization.	[6]
	(B)	Differentiate CISC vs. RISC.	[5]
3.	(A)	Explain Direct address and Indirect address with necessary diagram.	[6]
	(B)	Explain Register stack organization.	[6]
TELL S		Display benefits and limits how of include	

SECTION-II

4.	(A)	What is Pipelining? Explain it with an example.	[6]
	(B)	Explain Daisy chaining priority scheme and polling scheme for IQ Interrupt.	[6]
		1. Attempt all questions: To Attempt all que	
4.	(A)	What is Hazard? Explain Control hazard.	[6]
	(B)	Explain UART with block diagram.	[6]
5.	(A)	Explain Vector Processing and where it is used.	[6]
	(B)	Explain Serial and parallel communication in details	[5]
	(A)	OR Explain Instruction Pipelining in details.	[6]
	(B)	Explain Cache memory in details.	[5]
6.	(A)	What is Cache memory? Explain associative mapping of cache memory.	[6]
	(B)	Explain DMA controller with diagram.	[6]

---- END OF PAPER ----