GANPAT UNIVERSITY B. TECH. SEMESTER – V COMPUTER ENGINEERING REGULAR EXAMINATION NOV / DEC - 2012 2CE503: COMPUTER AKCHITECTURE

TIME:-3 HOURS]

[TOTAL MARKS: 70

Instructions:

- 1. Figures to the right indicate full marks.
- 2. Each section should be written in a separate answer book.
- 3. Be precise and to the point in your answer.

SECTION - I

(A) (B) (C) (D)	Discuss the phases of Instruction Cycle with flowchart. Explain Direct and Indirect Addressing Differentiate SIMD and MIMD. Explain the following terms I. Delayed load II. Pipeline conflict	4 2 2 4
	OR	
(A)	Explain the following terms. I. Instruction code	2
(B)	II. Operation code Explain hardwired control organization and microprogrammed control	
	organization.	4
(C)	Explain different addressing modes with an example.	6
(A)	Write difference between subroutine had interrupt	
(B)	Explain Delayed branch with an example	6
	OR	3
(A)	Explain Flynn's classification	5
(B)	What is array processor? Explain SIMD array processor	6
(A)	List all the three address, two address, one address, zero address and RISC instructions with its examples	7
(B)	Draw a space-time diagram for a six-segment pipeline showing the time it takes to process eight tasks.	5
	 (A) (B) (C) (D) (A) (B) (A) (B) (A) (B) (A) (B) (A) (B) (A) (B) 	 (A) Discuss the phases of Instruction Cycle with flowchart. (B) Explain Direct and Indirect Addressing (C) Differentiate SIMD and MIMD. (D) Explain the following terms Delayed load Pipeline conflict (A) Explain the following terms. Instruction code Operation code (B) Explain hardwired control organization and microprogrammed control organization. (C) Explain different addressing modes with an example. (A) Write difference between subroutine and interrupt. (B) Explain Flynn's classification (M) What is array processor? Explain SIMD array processor (A) List all the three address, two address, one address, zero address and RISC instructions with its examples. (B) Draw a space-time diagram for a six-segment pipeline showing the time it takes to process eight tasks.

SECTION – II

- Q-4 (A) Explain isolated versus memory mapped I/O
 - (B) Write the major differences exist between the central computer and I/O peripherals.

OR

6

6

5

6

6

- Q-4 (A) Write a short note on modes of transfer.(B) Explain Parallel priority Interrupt.
- Q-5 (A) Write a note on CPU-IOP communication.(B) Explain match logic in associative memory.

OR

- Q-5 (A) Explain Stack and evaluate the following expression using stack (3+4)*[10(2+6)+8].
 - (B) Explain crossbar switch organization.
- Q-6 (A) Explain different dynamic arbitration algorithms
 - (B) Explain the following terms.
 - I. Data dependency
 - II. Hardware interlocks
 - III. Operand forwarding

END OF PAPER