## GANPAT UNIVERSITY

B. Tech. Semester: V (Computer Engineering)

Regular Examination November - December: 2015 2CE503: Computer Architecture

Time: 3 Hours

Total Marks: 70

6

Instructions: 1. All questions are compulsory.

- 2. Figures to the right indicate full marks.
- 3. Answer both sections in separate answer sheets.

### Section - I

Que. 1 (a) Explain hardware implementation for register transfer with diagram and timing signals. Explain hardware implementation diagram of 4-bits combine binary adder-6 subtractor circuit.

#### OR

- Que. 1 Describe construction of a common bus system for three state buffers with diagram. (a) 6 6
  - Draw and explain diagram of one stage of an arithmetic-logic-shift unit. (b)
- Que. 2 Draw and explain block diagram to show basic computer registers connected to a 6 common bus.
  - (b) Explain different types of 16 bits instruction formats for basic computer using 5 figure.

### OR

- Que. 2 Which are the different phases of instruction cycle? Describe register transfer for 6 (a) fetch phase with its diagram.
  - What is the role of sequence counter (SC) in control unit? Explain with the help of 5 its three inputs.
- Que. 3 Describe second pass of assembler required during translation process with 6 flowchart.
  - (b) Explain following terms:
    - (1) ORG instruction (2) END instruction
    - (3) DEC instruction (4) HEX instruction
    - (5) Compiler (6) Program loop

# Section - II

Que. 4	(a)	Differentiate hardwired and microprogrammed control unit. Then draw and explain	6
		block diagram of control unit of basic computer.	
	(b)	Draw and explain block diagram of a control memory and the associated hardware	6
		needed for selecting the next micro instruction address.	
		OR	
Que. 4	(a)	Draw 20 bits microinstruction code format then explain only condition for	6
		branching(CD) and branch field(BR) as a part of this format.	
	(b)	Draw and explain diagram for decoding of microoperation fields with three 3 x 8	6
		decoders.	
Que. 5	(a)	Define: addressing mode and describe any three addressing modes.	6
	(b)	Compare CISC vs RISC with atleast seven differences between them.	5
		OR OR	
Que. 5	(a)	Describe concept of virtual memory with diagram.	6
	(b)	Define: Pipelining, Assume process time of each segment is tp=20ns, pipeline has	5
		k=4 segments and executes total n=100 such tasks in sequence, then calculate	
		speedup of pipelining.	
		sould industry and theorem in the sould have by the general sections.	
Que. 6	(a)	Explain direct addressing mapping technique for cache memory.	6
	(b)	Explain use of associative memory in cache memory with diagram.	6

----END OF PAPER-----