Mazming, D: 1910512014. GANPAT UN	
-10014.	Seat no
D: 1910512 GANPAT UN	IIVERSITY
B.Tech. EC Semester IV Regular	
2EC405 Digital de	# 30 Hill (2) 1 H 1 H 2 H 3 H 4 H 1 H 1 H 2 H 1 H 1 H 1 H 1 H 1 H 1 H 1
Time: 2 Hrs.]	[Total Marks: 35
T	

Instructions:

Qu

1. Attempt all questions.

- 2. Answers to the two sections must be written in separate answer books.
- 3. Figures to the right indicate full marks.
- 4. Assume suitable data, if necessary.

SECTION-I

1	(A)	Write a verilog code and it's test bench for 4-to-1 multiplexer using behavioral modeling.	4	
	(B)	Write verilog code and it's test bench for 4 bit full adder using hierarchical modeling.	5	
2	(A) (B)	Draw and explain typical VLSI design flow. Write verilog code and test bench for 3 to 8 decoder using dataflow	4 5	
		modeling style.		
2	(A)	Write a verilog code for following digital circuit:	6	
		1. JK Flip Flop		
		2. Up down counter		
	(B)	Give the difference between initial and always with suitable example.	3	
SECTION-II				
SECTION-II				
3	(A)	Explain the looping statement with suitable example.	4	
	(B)	Explain the system task with suitable example. OR	3	
3	(A)	Write a verilog code and test bench for NAND SR latch using gate level modeling.	3	
	(B)	Give the difference between blocking and non blocking statement with	4	
		suitable example.		
4	(A)	Write a verilog code and test bench for 1:4 Demux using behavioral modeling.	5	
	(B)	Write verilog code and it's test bench for ripple carry counter using hierarchical modeling	5	