morning.

0.:23/05/2014.

GANPAT UNIVERSITY

B. Tech. Semester IV (EC)

CBCS Regular Examination May/June 2014 2 EC 404: Microprocessor Architecture & Programming

TIME: 3 HOURS

TOTAL MARKS: 70


INSTRUCTIONS:

- 1. Attempt all questions.
- 2. Answers to the two sections must be written in separate answer books.
- 3. Figures to the right indicate full marks.
- 4. Assume suitable data, if necessary.

SECTION-I

- (A) Draw and explain the hierarchical relationship between computer hardware and 0:1 4
 - List out and explain the Peripheral or Externally initiated operations.
 - Tabulate 8085 Machine cycle status and Control signals

- (A) Draw and explain the block diagram of Microprocessor Controlled Temperature 0:1 System (MCTS)
 - (B) Classify computer memory with the help of diagram.
 - (C) Draw the timing diagram of memory write cycle with appropriate example.
- (A) What is ALE? Draw the schematic of latching low-order address bus. 0:2 (B) Draw the timing diagram for execution of the instruction IN instruction. 4
 - Analyze the following interfacing circuit and find its memory address range.



OR


- Draw the structure with its requirements of typical memory chips. (i) R/W static (A) memory (ii) EPROM.
 - Draw the timing diagram for execution of the instruction OUT instruction. (B)
 - Explain the decoding logic and the memory address range of the 8155 shown in following figure.

4

4

4

4



Q:3 (A) Draw and explain the timing diagram for execution of the STA 8000H.

(B) Design a seven-segment LED output port with the device address F5H, using a 74LS138 3-to-8 decoder, a 74LS20 4-input NAND gate, a 74LS02 NOR gate and a common-anode seven segment LED.

SECTION-II

| Q: 4 | (A) | Tabulate the summary of Interrupts in 8085. | 4 |
|------|------------|--|---|
| | (B) | Interpret the Accumulator Bit pattern for the SIM instruction. | 4 |
| | (C) | Explain how to handle multiple interrupts using a Priority Encoder? OR | 4 |
| Q: 4 | (A) | Design a square wave generator with a pulse width of 100 µS by using the 8155 timer. Set up the timer in Mode 1 if the clock frequency is 3 MHz. | 4 |
| | (D) | List out the similarities and difference between the 8155 and 8255. | 4 |
| | (B) | Write a short note on 8155 I/O ports in Handshake mode. | 4 |
| 0.5 | (C) | Explain following instructions in details with respect to Stack. | 6 |
| Q: 5 | (A) | 1. PUSH 2. SPHL 3. XTHL | |
| | (B) | 15 unsigned numbers are stored in the memory as a list. List starts from the address C101H and ends at location C10FH. The number 17H is stored somewhere in this list. Find its location and store that location in DE pair. OR | 5 |
| 0 " | (1) | | 6 |
| Q: 5 | (A) | Distinguish between the following with the help of figure. 1. RAL and RLC 2. JMP 1000H and CALL 1000H | |
| | (B) | 10 unsigned numbers are stored in the memory as a block. Starting address of the block is C250H. Write an ALP to perform their addition and store the 16 bit sum in DE register pair. | 5 |
| 0.7 | CAN | Define: 1. Stack 2. Subroutine | 2 |
| Q: 6 | (A) (B) | Write a valid 8085 instruction for each of the following: 1. LDAX 2. STA | 4 |
| Ò | (C) | Write an ALP to count from 0F to 00H with a delay of 200 ms between each count. Count is displayed on PORT3. After the count 00H, the counter should reset itself and repeat the sequence. Use loop within loop concept for generating delay. Assume the system clock frequency to be 2Mhz. Suitable value of T-states should be considered while calculating delay. | 6 |