GANPAT UNIVERSITY

B.Tech. EC Semester IV CBCS Regular Examination April-June-2015 2EC405 Digital Design using HDL

Time: 2 Hrs.] [Total Marks: 35

Instructions:

- 1. Attempt all questions.
- 2. Answers to the two sections must be written in separate answer books.
- 3. Figures to the right indicate full marks.
- 4. Assume suitable data, if necessary.

SECTION-I

Que:1	(A)	Explain the system task with suitable example.	3
	(B)	Write a verilog code and its testbench for 4-bit ripple carry counter using	6
		hierarchical modeling style.	
		OR	
Que:1	(A)	Give the difference between blocking and non blocking assignment.	4
Que.1	(A) (B)	Write a verilog code for 4 bit full adder using hierarchical modeling style.	3
	, ,	Give the difference between regular delay and intra assignment delay with	2
	(C)	suitable example.	2
Que:2	(A)	Write a verilog code & it's test bench for following digital circuit:	6
Que.B	(11)	1. 3 to 8 decoder using if statement	
		2. D-latch using behavioral modeling style.	
		3. JK-Flipflop using case stament.	
	(B)	Give the difference between initial block and always block with suitable	2
		example.	
		SECTION-II	
Que:3	(A)	Write a verilog code for 4:1 Multiplexer using dataflow and behavioral modeling	6
Que.e	(1.4)	style.	
	(B)	Give the difference between task and function with suitable example	4
		OR	
Que:3	(A)	Mention the work of following keywords.	4
		1. \$display	
		2. \$monitor	
		3. Reg &wire	
	(B)	Write a verilog code and its testbench for full substrator using gate level	6
		modeling style.	
Ovard	(4)	Write a varileg gode for uncounter using behavioral modeling style	4
Que:4	(A) (B)	Write a verilog code for upcounter using behavioral modeling style. Write a short note on looping statement.	4
	(D)	write a short note on looping statement.	7

End of Paper