Seat No.	
----------	--

## GANPAT UNIVERSITY **B.TECH SEM.VII ELECTRONICS & COMMUNICATION ENGINEERING EXAMINATION, NOV/DEC-2011**

EC 703 VLSI Technology

**ITOTAL MARKS: 7** TIME: 3 Hrs.] Instructions: 1. Attempt all questions. 2. Answers to the two sections must be written in separate answer books. 3. Figures to the right indicate full marks. 4. use following data.  $\Phi_{\text{F(gate)}} = 0.55\text{V}, \text{ kT/q} = 0.026\text{V}, \text{ q} = 1.6 \times 10^{-19}\text{ C}, \in_{0} = 8.85 \times 10^{-14}\text{ F/cm}$  $\epsilon_{\text{Si}} = 11.7 \times \epsilon_0 \text{ F/cm}, \ \epsilon_{\text{ox}} = 3.7 \times \epsilon_0 \text{ F/cm}, \ n_i = 1.45 \times 10^{10} / \text{cm}^3$ SECTION-I Draw the PLA implementation of following function (A) F1=XY+X'Z, F2=Y'+X'Z, F3=XY+Y'Z Draw the following CMOS based circuit: (B) 1. 1 bit full adder. 2. D-Latch without using transmission gate. Design 4 input NAND Gate using pass transistor. (A) Explain working principle of CMOS SRAM cell with necessary circuit diagram and (B) waveforms for read and write operation. What is lithography? List out the process steps for patterning silicon dioxide (SiO2). (A) 2 Using NORA implement the function AB+(C+D)+(EF+G). (B) OR Explain channel length modulation for MOS transistor. (A) Draw 4 stage carry look ahead adder using multiple output domino CMOS gate. (B) Consider a resistive-load inverter circuit with  $V_{DD}$ =5V, Kn'=20 $\mu$ A/V<sup>2</sup>, V<sub>TO</sub>=0.8V, (A)  $R_L$ =200K $\Omega$ , and W/ $\check{L}$ =2. Calculate the  $V_{OL}$  and  $V_{IL}$  on the VTC. Draw the following digital circuit using Complementary Pass transistor logic (B) 1. 2 input OR and NOR Gate

1

2 input Ex-OR and Ex-NOR Gate

## B. TROH SEM, VII ELECTRONICS A CONTROL ENGINEERING EXAMINATION, NOVIDEC-2011

1	(A)		Explai	in the types of MOSFET Capacitances.		6
7	(B)		Explai	in following processes for the MOS system:  Accumulation	The same of	
			2.	18 NO SECTION AND THE SECTION AND SECTION		
			3.	Inversion and a second supplies to a second supplie	urrent	6
1	(A)		Expla	in Gradual Channel Approximation (GCA) and derive equation for drain c	urrein	U
4	(A)	,	I <sub>D</sub> (lin	n) and $I_D$ (sat). In all the four components of threshold voltage and derive equation of	V <sub>T</sub> in	6
	(B)	)	terms	s of $V_{TO}$ and $\gamma$ .		
,,	/ 4	,	Ontin	mize stick diagram layout of a complex CMOS logic gate Y ≠ (AB+CD)'.		4
5	(A (B		Draw	VLSI design flow (Y-chart).		4
	(C		Draw	the circuit diagram of a TSPC based Histing OR		3
d	. (A	,	What	t is DOMINO logic? Explain the concept of charge sharing.		6
-	(A (B		Write	e short notes on : Voltage bootstrapping.		3
	((		Drav	w the following digital circuit using transmission gate.  MUX using 2:1 MUX.		
						5
		A) B)	Deri depl	lain working of three Transistor DRAM cell. ive expression for depth of depletion region (Xd) and amount of challetion region (Q) for two terminal MOS. Also find maximum depth of dept	arge in epletion	6
				on (Xdm).		
				What is lithography? List out the probes steed or noterning silicon dioxi Using NORA implement the function of COVICE AND		
				Explain channel length modulation for MOS Consist		
				Draw 4 stage carry look ahe range of Paper of the CMO.		
				Consider a resistive-load inverter circuit with Voo=5V / 1 = 2 A/V		
			oigic	R <sub>L</sub> =200KΩ, and W/L=2. Calculate the V <sub>OL</sub> and V <sub>IL</sub> on the V/L.  Draw the following digital circuit using Complementary F. Compistor to  1. 2 input OR and NOR Gate		
				2. 2 Input Ex-OR and Ex-NOR Gate		