#### Student Exam No.\_\_\_

### **GANPAT UNIVERSITY**

# B.Tech. Semester VII Electronics and Communication Engineering CBCS Regular Examination November/December-2014 2EC703 VLSI Technology

Max. Time: 3 Hrs.]

[Total. Marks: 70

#### Instructions:

1. Attempt all questions.

2. Answers to the two sections must be written in separate answer books.

3. Figures to the right indicate full marks.

4. Use following data.

 $\Phi_{\text{F(gate)}} = 0.55\text{V}, \text{ kT/q} = 0.026\text{V}, \text{ q} = 1.6 \times 10^{-19}\text{ C}, \ \epsilon_0 = 8.85 \times 10^{-14}\text{ F/cm},$ 

 $\epsilon_{\text{Si}} = 11.7 \times \epsilon_0 \text{ F/cm}, \ \epsilon_{\text{ox}} = 3.7 \times \epsilon_0 \text{ F/cm}, \ n_i = 1.45 \times 10^{10} \text{/cm}^3$ 

#### SECTION-I

1	(A)	1 min hereggary circuit	6
	(T)	diagram and waveforms for read and write operation	
	<b>(B)</b>	Explain constant voltage scaling and its effects on different parameters.  OR	-6
1	(A)	Consider a resistive-load inverter circuit with $V_{DD}=5V$ , $Kn'=20\mu A/V^2$ ,	
	( )	$V_{TO}=0.8V$ R <sub>1</sub> =200KO and W/I=2 Colombia 1. W	6
		$V_{TO}$ =0.8V, $R_L$ =200K $\Omega$ , and W/L=2. Calculate the $V_{OL}$ and $V_{IL}$ on the VTC.	
	<b>(B)</b>	Draw the following digital circuit using Complementary Pass transistor	_
		logic:	6
		1. 2 input OR and NOR Gat	
		2. 2 input Ex-OR and Ex-NOR Gate	
2	(A)	What is latch up? How to avoid it.	6
	<b>(B)</b>	Explain the types of MOSFET Capacitances.	6 5
		OR	5
2	(A)	Draw the following CMOS based circuit:	
		1. CMOS SR latch based on NAND2	6
		2. CMOS implementation of the D-Latch	
	(B)	Implement (A+B)C using cascade domino CMOS logic	<b>200</b>
3	(A)	Using NORA implement the function AB+(C+D)+(EF+G).	5
	(B)	Draw and explain CMOS fabrication steps in brief.	0
		1 Table More and Steps III Offer.	6

## SECTION-II

	$\langle \lambda \rangle$	Explain following processes for the MOS system:	6
		1. Accumulation	
		2. Depletion	
		3. Inversion Explain Gradual Channel Approximation (GCA) and derive equation for	6
	<b>(B)</b>	Explain Gradual Chamlet Approximation (GG12)	
		drain current $I_D$ (lin) and $I_D$ (sat).	
		Explain MOSFET operation in linear as well as in saturation region.	6
ı	(A)	List two VLSI design styles and compare them.	6
	زمن	List two VLSI design styles and compare distal	
		Explain channel length modulation effects in NMOS.	5
		Calculate the threshold voltage V <sub>TO</sub> at V <sub>SB</sub> =0, for a polysilicon gate n-	6
	(1)	1 ) to a tour mint on state the following the military with the military	
		channel MOS transistor, with the following parameters $N_D = 2 \times 10^{20}$ cm density $N_A = 10^{16}$ cm <sup>-3</sup> polysilicon gate doping density $N_D = 2 \times 10^{20}$ cm <sup>-1</sup>	
		gate oxide thickness tox=500Å, and oxide-interface fixed charge density	
		Nox = $4 \times 10^{10}$ cm <sup>-2</sup>	
		$N_{OX} = 4 \times 10^{\circ}$ Cm	
ے	( A )	Optimize stick diagram layout of a complex CMOS logic gate Y= (A	5
	(A)	(D+E) +BC) '	
	<b>(D)</b>	to the training transmission gate!	6
	<b>(B)</b>	1. 2:1 MUX	
		2. F=AB+A'C'+AB'C	
		Z, F=ABTA C TAB C	6
	(A)	Design 4 input NAND Gate using pass transistor.  Draw the circuit diagram of a TSPC based rising edge-triggered DFF.	6
	(R)	Draw the circuit diagram of a 15rd based rising edge triggered	

## End of Paper