

GANPAT UNIVERSITY

B. Tech. Semester VII Electronics and Communication Engineering
Regular Examination November/December-2015
2EC703 VLSI Technology

Max. Time: 3 Hrs.]

[Total. Marks: 70

Instructions:

1. Attempt all questions.
2. Answers to the two sections must be written in separate answer books.
3. Figures to the right indicate full marks.
4. Use following data.

$$\Phi_{F(\text{gate})} = 0.55\text{V}, kT/q = 0.026\text{V}, q = 1.6 \times 10^{-19}\text{C}, \epsilon_0 = 8.85 \times 10^{-14}\text{F/cm},$$

$$\epsilon_{\text{Si}} = 11.7 \times \epsilon_0\text{F/cm}, \epsilon_{\text{ox}} = 3.7 \times \epsilon_0\text{F/cm}, n_i = 1.45 \times 10^{10}/\text{cm}^3$$

SECTION-I

- | | | | |
|-----------|-----|---|---|
| 1 | (A) | Draw schematic and optimize stick diagram layout for following : | 6 |
| | | 1. $Y = (A(D+E)+BC)'$ | |
| | | 2. 3 input NAND gate | |
| | (B) | Using NORA implement the function $AB+(C+D)+(EF+G)$. | 6 |
| OR | | | |
| 1 | (A) | Explain the concept of charge sharing and explain the method of how to remove it. | 6 |
| | (B) | Implement $(A+B)C$ using cascade domino CMOS logic. | 6 |
| 2 | (A) | What is noise margin? Define $V_{IH}, V_{IL}, V_{OH}, V_{OL}, V_{TH}$ | 5 |
| | (B) | Draw the following digital circuit using transmission gate | 6 |
| | | 1. $F = AB + A'C' + AB'C$ | |
| | | 2. Two input EX-OR gate | |
| OR | | | |
| 2 | (A) | Explain MOSFET operation in linear and saturation with suitable diagram. | 6 |
| | (B) | Consider a resistive-load inverter circuit with $V_{DD} = 5\text{V}$, $K_n' = 20\mu\text{A}/\text{V}^2$, $V_{TO} = 0.8\text{V}$, $R_L = 200\text{K}\Omega$, and $W/L = 2$. Calculate the V_{OL} and V_{IL} on the VTC. | 5 |
| 3 | (A) | What is latch up? Causes of latch up and give the solution for how to remove latch up. | 6 |
| | (B) | Draw voltage transfer characteristics of CMOS inverter, identify critical voltage points and find expression of V_{IL} . | 6 |

SECTION-II

- 4 (A) Write a short note on : 6
 1. LOCOS
 2. STI
- (B) Implement $AB+(C+D)(E+F)+GH$ using domino CMOS logic. 6
OR
- 4 (A) Draw the following digital circuit using Complementary Pass transistor logic 6
 1. 2 input AND and NAND Gate
 2. 2 input Ex-OR and Ex-NOR Gate
- (B) Explain following processes for the MOS system : 6
 1. Accumulation
 2. Depletion
 3. Inversion
- 5 (A) What is lithography? List out the process steps for patterning silicon dioxide(SiO_2) 6
- (B) Define following terms : 5
 1. Punch through
 2. DIBL and Sub threshold condition
OR
- 5 (A) Design 4 input NAND Gate using pass transistor. 6
 (B) Explain channel length modulation effects in NMOS. 5
- 6 (A) Explain CMOS ring oscillator. 6
 (B) Draw the following CMOS based circuit : 6
 1. CMOS SR latch based on NAND2
 2. CMOS implementation of the D-Latch

End of Paper