Student	Exam	No:	
Student	Lxam	140:	

GANPAT UNIVERSITY B.TECH SEM-IV ELECTRICAL ENGINEERING REGULAR EXAMINATION MAY / JUNE – 2014 2EE 401:- ANALOG AND DIGITAL ELECTRONICS

Time:	3 Ho	urs Total marks	-/0
Instru	ction	: - 1 Attempt all questions.	
		2 Make suitable assumptions wherever necessary.	Ma
		3 Figures to the right indicate full marks.	
		SECTION-I	161
Q-1	60	An n-p-n transistor at room temperature has its emitter disconnected. A voltage of 5 V is applied between collector and base. With collector positive, a current of 0.2 μ A flows. When the base is disconnected and the same voltage is applied between collector and emitter, the current is found to be 20 μ A. Find α , Base current, Emitter current When collector current is 1 mA.	[6]
	(6)	List out the various methods used for transistor biasing. Explain Voltage	[6]
		Divider Bias Method.	
		OR	
Q-1	(a)	Give constructional details of JFET and give its output characteristics.	[4]
	(b)	Explain the IC – LM-317 with circuit diagram.	[4]
	(c)	Explain the pin diagram of 555 timer IC.	[4]
		On Amer Cive the	[5]
Q-2	(a)	Draw a circuit diagram of practical differentiator using Op-Amp. Give the disadvantages of basic differentiator and explain if overcomes	[5]
	(b)	Explain the Voltage Series Feedback Amplifier and also derive (i) closed loop voltage gain, (ii) Equation of Input Resistance.	[6]
		OR	[5]
Q-2	(a)	Define following terms:	
		(i) Slew Rate.	
		(ii) Common-Mode Rejection Ratio.	
		(iii) Supply Voltage Rejection Ratio.	
		(iv) Input Bias Current. (v) Input Offset Current.	
	(1-)	Explain principle of Basic Comparator. Describe operation of Schmitt	[6]
	(b)	Trigger with necessary diagram.	
Q-3		Trigger with hoodstay and state.	
Q-3	(a)	Explain the Voltage follower circuit of an Op-amp.	[3]
	(b)	Define α and β . Show that : $\beta = \frac{\alpha}{1-\alpha}$	[3]
		What is an op amp? Explain the Block diagram of an Op-amp.	[3]
	(c) (d)	Comparison between Open loop and Closed loop Configurations of Op-	[3]
	(a)	Amp.	

SECTION-II

		S C II	[6]
Q-4	(a)	Convert following.	
		(i) $(7632)_8 = (?)_{10}$	
		(ii) $(35)_{10} = (?)_2$	
		(iii) $(11010101)_2 = (?)_8$	
		(iv) (3509) ₁₀ = (?) ₁₆ Explain AND, OR and NOT gates with electrical circuits and truth tables	[6]
	(b)	Explain AND, OR and NOT gates with electrical checking and not gate and NOT gates with electrical checking and not gate an	
		(i) Using 1's complement method perform following binary subtraction.	[6]
Q-4	(a)	(1) Using 1's complement method perform retro	
		(1011) ₂ – (0111) ₂ (ii) Using 2's complement method perform following binary subtraction.	
		(11) Using 2 s complement method perform $(10110111)_2 - (11001110)_2$	
	Ch)	Comparison between combinational and sequential circuit.	[4]
		Prove Following:	[2]
	(c)	$A\overline{B}C + B + B\overline{D} + AB\overline{D} + \overline{A}C = B + C$	
Q-5	(a)	Explain 8 to 1 multiplexer with bock diagram, truth table and logic	[5]
Q-3	(4)	circuit.	[A]
	(b)	Find out POS for following function.	[4]
		C(A B C) = (A + B)* (A + B)* (B + C)	[2]
	(c)	Give the full name of BCD and ASCII codes.	
		OR .	[4]
0-5	(a)	Explain J-K flip flop with necessary diagram and truth table.	[4]
	(b)	Find out SOP for following function.	1000
		$f(A,B,C,D) = AB\overline{C} + A\overline{B} + \overline{A}C$	[3]
	(c)	Simplify following function using k-map.	
		$f(A,B,C,D) = \sum m(1,4,6,8,9,10,11)$	
	es i	(Anythree)	[12]
Q-6		wer the following question. (Any three) Explain EX-OR and EX-NOR gates with electrical circuits and truth	
	(a)		
	(h)	Explain T flip flop with necessary diagram and truth table.	
	(b)	Draw the half adder circuit and explain it by using their truth table.	
	(c) (d)	The same with logic dates and tilling lands.	
	(u)	L'Aprilla de la Carte de la Ca	

END OF PAPER