The Line Line 110.	Student	Exam	No:		
--------------------	---------	------	-----	--	--

GANPAT UNIVERSITY

B.TECH SEM. V - MECHATRONICS ENGINEERING REGULAR EXAMINATION NOV/DEC - 2011 MC-505 MICROPROCESSOR

Time: 3 Hours

Total Marks: 70

Instructions:

- 1). All questions are compulsory.
- 2). Figures to the right indicate full marks.
- 3). Answers to the two sections must be written in separate answer books.
- 4). Assume all necessary data.

Section - I

Que:-1 Attempt All.

[12]

- (A) Explain the assembly language of the 8085 microprocessor.
- (B) List the four operations commonly performed by the 8085 and explain how are they performed by the 8085.
- (C) Design a SRAM chip for the address range 4888H to CFFFH.

Que:-1 Attempt All.

[12]

- (A) Explain different components of 8085 microprocessor based system.
- (B) (i) If the memory chip size is 1024 x 4 bits, how many chips are required to make up 16 K bytes of memory?
 - (ii) Explain the difference between SRAM vs. DRAM.
- (C) Explain different control and status signals of the 8085 microprocessor.
- Que:-2 (A) Two machine codes- 0001 0110 (16H MVI C) and 0100 0010 (42H) are stored in memory locations C500H and C501H, respectively. Illustrate the bus timings as these machine codes are executed. Calculate the time required to execute the Opcode Fetch and the Memory Read cycles and the entire instruction cycle if the clock frequency is 3 MHz.
 - (B) Explain the difference between the absolute and partial decoding.

[03]

OR

- Que:-2 (A) Design a seven-segment LED output port with the device address F3H using a [08] 74LS138 3-to-8 decoder, a 74LS20 4-input NAND gate, a 74LS02 NOR gate and a common-anode seven-segment LED. Write instructions to display 5 at the port.
 - (B) Define machine cycle, instruction cycle and T-state. [03]

Que:-3 Attempt Any Three.

[12]

- Explain difference between peripheral mapped I/O and memory mapped I/O
- Draw the timing diagram for IN 55H instruction.
- Explain demultiplexing the address bus and data bus. (C)
- Explain the 8085 vectored interrupts. (D)

Section - II

Que:-4 Attempt All.

[12]

- (A) A set of eight data bytes is stored in memory locations starting from C070H. Write a program to add two bytes at a time and store the sum in the same memory locations, low-order sum replacing the first byte and a carry replacing the second byte. If any pair does not generate a carry, the memory location of the second byte should be cleared.
- (B) Write an ALP to generate a rectangular wave of 15 ms of ON period and 31 ms OFF period on bit D7 of output port 05H.
- (C) Write an ALP to generate 1 KHz square wave from counter 1 of 8254.

Que:-4 Attempt All.

OR

[12]

- (A) A set of ten bytes is stored in memory starting with the address C050H. Write a program to check each byte, and save the bytes that are higher than 40_{10} and lower than 100_{10} in memory locations starting from C060H.
- Write an ALP to generate a rectangular wave of 51 ms of ON period and 103 ms OFF period on bit D1 of output port 05H.
- Write an ALP to generate 10 KHz square wave from counter 0 of 8254. (C)

(A) Draw the block diagram of 8254 and Write an ALP to provide given ON/OFF time to Que:-5 three traffic lights and two pedestrian Signs (WALK and DON'T WALK) connected to pin of the Port C of 8255 as shown below. Use 8254 for delay. Light Pin

On time 10 Sec.

Green PC3 Yellow PC4 5 Sec. Red PC5 15 Sec. WALK PC6 10 Sec DON"T WALKS PC7 20 Sec

Write an ALP to add two number store in memory location C200H and C201H. Store the result in memory location C300H (lower byte) and C301H (higher byte).

OR

(A) Draw the block diagram of 8255 and Write an ALP to generate the following [08] waveform on the output pin 3 of the port C of 8255. Use 8254 for delay. 10ms 30 ms 20ms 10ms 30 ms 50ms (B) Write an ALP to perform equivalence operation between content of register B and C. store result in memory location C500H. Que:-6 Attempt All. (A) Write an ALP to complement the even bit of the register C without using CMA instruction.(even bit means D0, D2, D4, D6 bit of Register C) (B) Calculate the delay for the following instructions: Loop 2: MVI E, 38H MVI D, FFH Loop 1: DCR D JNZ Loop 1 DCR E JNZ Loop 2 (C) Specify the register contents and the flag status as the following instructions are executed. SUB A MOV B, A ORA B SUI 05H RAR XRA A (D) Identify that how many times following loops are execute.

(i) Back: MVI A, FFH ORA A C Back

(ii) MVI B, 10H Back: DCR B JNZ Back

(iii) MVI A, 10H Back: ADI FFH CMA JP Back

[12]

END OF PAPER